

Dr. Stephen Wheat General Manager, HPC Intel Corp.



Agenda

To Compete You Must Compute
Neo-heterogeneity: The Future of Technical
Computing Hardware





Agenda

To Compete You Must Compute

Neo-heterogeneity: The Future of Technical Computing Hardware

The Imperative: Modernizing Code



Dated, but still very relevant story to explain HPC

Why HPC in multimedia form



Technical Computing Continues Its Rapid Growth


To Compete, You Must Compute

Governments & Research

Commercial/Industrial

New Users - New Uses







Dyson Creates a Revolutionary Fan

Utilizing new scientific method

Reduced the number of costly, timeconsuming physical prototypes

2.5x better fan performance while eliminating external moving parts

By investigating 10x the number of design possibilities using virtual

prototyping



Virtual prototype





Dyson Air Multiplier Fan


Source: Ansys Advantage Volume IV, Issue 2 2010 pp. 5-7 © Ansys Corp.



The Right Tool for the Job: A Continuum of Computing

How do you get breakthroughs for your investment







Common underlying architecture scales investments across technical computing platforms



Building the Right Tool for the Job


Balanced compute, storage, and interconnects based on workload

COMPUTE




NETWORKING

SOFTWARE









Audi Workflow

Real-time, photo-realistic predictive rendering



More compelling, accurate visualization of car design

Avoid physical prototyping spin by identifying body part fit issues

Reduce turn-around from identifying design changes

Get the most for their Autodesk software investment with optimized performance on Intel platforms







Virtual prototyped images

Bottom-line Costs

Intel® Xeon® Processor E5-2600 product family based solution across workstations and clusters reduced deployment and maintenance costs

Images courtesy of The Audi Group, Used by permission



Audi Results

Better, safer cars to market quicker







Upgraded 2000 workstations to latest Intel® Xeon® processor E5-2600 product family



Phase 1: 450 dual-processor nodes. Phases 2 & 3 will duplicate 1,350 node visualization cluster



Scaled Autodesk Opticore V13 on 1024 Intel® Xeon® processor E5-2600 product family



Result: Reduced physical prototypes

Images courtesy of The Audi Group, Used by permission



It's not just the Tier 1 OEMs

On the Missing Middle in Manufacturing

International update

Local update



Manufacturing Jobs in the USA (K)



Source: U.S. Bureau of Labor Statistics, 2008

And it's not just reaching the SMMs

An update on the Wheeling <u>program</u>



Making A New Reality Faster Than Ever

From Vision to Reality: Without Prototypes!









2000

2005

2010

2013

Goal: Increase level of detail & reality and opportunity to experience a product before it is built

Goal: Reduction of physical cars needed for decision process > cost reduction, process speed up


"For Audi to stay on the forefront of automotive design, we required a new way to visualize our designs.

Working with Intel and Autodesk, we have been able, for the first time, to adopt Real Time Predictive Rendering to interactively see our car design concepts with high fidelity visualization. This helps us reduce the costs of development by eliminating

expensive prototype turns" -- Audi



What Makes a Great HPC Cluster?





Intel® Xeon® Processor E5-2600 V2 Family

Expect average increase of 1.3x across real-world applications

CAD/CAE


Energy

Life Sciences

Finance



UP TO 1.37x



UP TO 1.59x



UP TO 1.38x



UP TO .32x

CAD/CAE Configuration (Ansys Fluent v14.0*): 2S IVB Romley-EP: E5-2697 v2 (2.7GHz CPU X 2 w/ 12 Cores), 64G Mem; OS: RHEL 6.4 2S SNB Romley-EP: E5-2690 (2.9GHz CPU X 2 w/ 8 Cores), 64G Mem; OS: RHEL 6.3

Energy Configuration (Paradigm® GeoDepth® v2011.3):
2S IVB Romley-EP: E5-2697 (2.7GHz CPU X 2 w/ 12 Cores), 64G 1867 Mem; OS: RHEL 6.4
2S SNB Romley-EP: E5-2670 (2.6GHz CPU X 2 w/ 8 Cores), 64G 1600 Mem; OS: RHEL 6.3
Life Sciences Configuration (PerkinElmer Acapella* v3.1.0):
2S IVB Romley-EP: 2.7GHz CPU X 2 w/ 12 Cores, 32G 1867 Mem; OS: Windows Server 2008 R2 with SP1 (x64) 2S SNB Romley-EP: 2.7GHz CPU X 2 w/ 8 Cores, 32G 1600 Mem; OS: Windows Server 2008 R2 with SP1 (x64)

Finance Configuration (SunGard Adaptiv* Benchmark X 13.1):

2S IVB Romley-EP: E5-2697 v2 (2.7GHz CPU X 2 w/ 12 Cores), 64G Mem; OS: Win Server 2008 R2 2S SNB Romley-EP: E5-2680 (2.7GHz CPU X 2 w/ 8 Cores), 64G Mem; OS: Win Server 2008 R2

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. NEX HEVC Encoder*

For more information go to http://www.intel.com/performance



Agenda

To Compete You Must Compute


Neo-heterogeneity: The Future of Technical Computing Hardware

The Imperative: Modernizing Code Wrap up




Processor Clock Rate (growth halted ~2005)

Clock Rates



Transistors per Processor


Continuing to grow (Moore's Law)



Thread and Core Count Growth

Parallel is the path forward

Core and Thread Counts





Two Types of Parallelism for Programmers to Identify and Use


Scaling (more cores)
"Task parallelism"

Vectorization (wider vectors)
"Data parallelism"



Vector Growth

Parallel is the path forward



Two Types of Parallelism for Programmers to Identify and Use

Scaling (more cores)
"Task parallelism"

Vectorization (wider vectors)
"Data parallelism"

DATA LAYOUT / USAGE IS KEY




vision

span from few cores to many cores with consistent models, languages, tools, and techniques






The Heterogeneous Architecture





Neo-Heterogeneity – The Game Changer




"Unparalleled productivity... most of this software does not run on a GPU" - Robert Harrison, NICS, ORNL

R. Harrison, "Opportunities and Challenges Posed by Exascale Computing - ORNL's Plans and Perspectives", National Institute of Computational Sciences, Nov 2011"



Tools to Maximize Application Performance





Intel® C/C++ and Fortran Compilers w/OpenMP

Intel® MKL, Intel® Cilk Plus, Intel® TBB, and Intel® IPP

Intel[®] Inspector XE, Intel[®] VTune[™] Amplifier XE, Intel[®] Advisor + Intel® MPI Library

+ Intel® Trace Analyzer and Collector

Intel® Parallel Studio XE



Unifying Intel® Architecture






Technical Trend #1: Top 500 System Performance—Faster than Moore's Law


Future requires heterogeneous computing & high performance fabric


Projected Performance Development





Neo-Heterogeneity at Scale







Heterogeneity is here to stay - 74% plan to buy...

...but it doesn't have to be HARD

Neo- Heterogeneity =
Heterogeneous system
with a <u>single</u> programming
model

Multiple Surveys:
Increasing Intel Xeon Phi
coprocessor user preference for
future buys
and optimizing on Intel Xeon
processor in general

- Source: IDC. 78% surveyed plan to purchase a coprocessor or accelerator, Intersect360
- Source IDC: Intel Xeon Phi <u>leads all accelerators</u> in user preference for future buys (Intel 32%, nVidia: 26%)
 - IDC and Intersect360 names and brands may be claimed as the property of others.



Milky Way 2 System – New Top500.org #1 System





What it looks like in action





Agenda


To Compete You Must Compute
Neo-heterogeneity: The Future of Technical
Computing Hardware

The Imperative: Modernizing Code



Intel[®] Xeon Phi[™] Coprocessor:

Increases Application Performance up to 10x



KNC= Intel® Xeon Phi[™] coprocessor (Knights Corner) E5 = Intel® Xeon® E5 processor

Application Performance Examples

Customer	Application	Performance Increase ¹ vs. 2S Xeon*
Los Alamos	Molecular Dynamics	Up to 2.52x
Acceleware	8 th order isotropic variable velocity	Up to 2.05x
Jefferson Labs	Lattice QCD	Up to 2.27x
Financial Services	BlackScholes SP Monte Carlo SP	Up to 7x Up to 10.75x
Sinopec	Seismic Imaging	Up to 2.53x ²
Sandia Labs	miniFE (Finite Element Solver)	Up to 2x ³
Intel Labs	Ray Tracing (incoherent rays)	Up to 1.88x ⁴

- Intel® Xeon Phi[™] coprocessor accelerates highly parallel & vectorizable applications. (Chart)
- Table provides examples of such applications

Configuration Notes:

- 1. 2S Xeon vs. 1 Xeon Phi (preproduction HW/SW & Application running 100% on coprocessor unless otherwise noted)
- 2. 2S Xeon vs. 2S Xeon + 2 Xeon Phi (offload)
- 3. 8 node cluster, each node with 2S Xeon (comparison is cluster performance with and without 1 Xeon Phi per node) (Hetero)
- 4. Intel Measured Oct. 2012

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Source: Customer Measured results as of October 22, 2012. For more information go to http://www.intel.com/performance



DreamWorks Animation Workflow

Improved animation rendering time



Enables artists to preview and evaluate scenes more quickly as changes are made

Lighting modifications are viewed in near real-time instead of rendered overnight

Enables more immediate artist and production collaboration





Reduces design environment complexity by improving workflow


Preserves software development investment while adopting new hardware technologies (i.e. Intel® Xeon Phi™ coprocessors)






Thread Visualization Tool @ Dreamworks An example of the POWER of PARALLELISM


http://www.multithreadingandvfx.org/course_notes/





The threading visualization tool enables artists to investigate bottlenecks within the graph. The tool highlights different character rig components in different colors (i.e. body, face, wardrobe, and hair) and provides overall graph concurrency statistics. Note that the average concurrency only represents graph parallelism and does not include node parallelism. The bottom row of nodes are the nodes on the critical path.





Mode to compare two profiles to check benefits of optimizations






Top graph shows character with motion and deformation system, bottom graph shows addition of clothing. Note that the overall runtime increases only marginally although there is significant

extra work being performed in the rig.




Picture worth many words






Fortran code using MPI, single threaded originally. Run on Intel® Xeon Phi™ coprocessor natively (no offload).



Based on an actual (but confidential) customer example. Shown to illustrate a point about common techniques. Your results may vary!




Fortran code using MPI, single threaded originally. Run on Intel® Xeon Phi™ coprocessor natively (no offload).



Based on an actual (but confidential) customer example. Snown to illustrate a point about common techniques. Your results may vary!




Fortran code using MPI, single threaded originally. Run on Intel® Xeon Phi™ coprocessor natively (no offload).



Based on an actual (but confidential) customer example. Snown to illustrate a point about common techniques. Your results may vary!



Fortran code using MPI, single threaded originally. Run on Intel® Xeon Phi™ coprocessor natively (no offload).



processor coprocessor processor coprocessor Based on an actual (but confidential) customer example. Shown to illustrate a point about common techniques. Your results may vary!



Intel® Parallel Studio XE 2013 SP1 & Intel® Cluster Studio XE 2013 SP1

Faster code + Simplified development



\$2,949

"SP1" release shipping since September 4, 2013

Top New Features

Performance

Improved compiler and library performance

Intel® AVX-512 ready

Broadwell & Haswell-EP microarchitecture optimizations

Windows* support for Intel® Xeon Phi™

coprocessor

Analysis Efficiency

Better data mining for performance tuning

Simplified scalability testing for OpenMP*

Incremental analysis and easier suppression management

Enhanced MPI analysis interface

Productivity

Improved conditional numerical reproducibility

Enhanced GDB for Linux* and OS X*

Cross Platform Portability

OpenMP* 4.0 SIMD and target constructs

Expanded C++11


Expanded Fortran 2003 & 2008

Improved MPI Performance and Scalability


More info at: http://intel.ly/perf-tools



Optimization Framework



www.threadingbuildingblocks.org









- ✓ Most popular C++ abstraction
- **√** Windows*
- √ Linux*
- ✓ OS* X
- √ Xbox 360
- ✓ Solaris*
- ✓ FreeBSD*
- **✓** Intel processors
- **✓** AMD processors
- **✓ SPARC** processors
- **✓** IBM processors
- ✓ open source
- standard committee submissions

The most used method to parallelize C++ programs



Learn more about this book:


lotsofcores.com

It all comes down to **PARALLEL** PROGRAMMING! (applicable to processors and Intel® Xeon Phi™ coprocessors both)

Forward, Preface Chapters:

- 1. Introduction
- 2. High Performance Closed Track Test Drive!
- 3. A Friendly Country Road Race
- 4. Driving Around Town: Optimizing A Real-World Code Example
- 5. Lots of Data (Vectors)
- 6. Lots of Tasks (not Threads)
- 7. Offload
- Coprocessor Architecture
- 9. Coprocessor System Software
- 10. Linux on the Coprocessor
- 11. Math Library
- 12. MPI
- 13. Profiling and Timing
- 14. Summary

Glossary, Index



Available since February 2013.

This book belongs on the bookshelf of every HPC professional. Not only does it successfully and accessibly teach us how to use and obtain high performance on the Intel MIC architecture, it is about much more than that. It takes us back to the universal fundamentals of highperformance computing including how to think and reason about the performance of algorithms mapped to modern architectures, and it puts into your hands powerful tools that will be useful for years to come. -Robert J. Harrison Institute for Advanced Computational Science,

Stony Brook University

Intel® Xeon Phi™ Coprocessor High Performance Programming, Jim Jeffers, James Reinders, (c) 2013, publisher: Morgan Kaufmann



Learn more about this book:

parallelbook.com


Teaches parallel programming using a new pattern-based approach.

Extensive examples in Cilk Plus and TBB.

Not about any specific hardware, but relevant to all.

It's about effective parallel programming.

Great for teaching!



Available since July 2012.

SC'13 tutorial November 2013 In Denver

This is a really great book...


I've been dreaming for a while of a modern accessible book that I could recommend to my threading-deprived colleagues and assorted enquirers to get them up to speed with the core concepts of multithreading as well as something that covers all the major current interesting implementations.

Finally I have that book.

—Martin Watt, Principal Engineer, Dreamworks Animation

Structured Parallel Programming, Michael McCool, Arch Robison, James Reinders (c) 2012, publisher: Morgan Kaufmann





Legal Disclaimer

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

Knights Landing other code names featured are used internally within Intel to identify products that are in development and not yet publicly announced for release. Customers, licensees and other third parties are not authorized by Intel to use code names in advertising, promotion or marketing of any product or services and any such use of Intel's internal code names is at the sole risk of the user

Intel, Cilk, VTune, Xeon, Xeon Phi, Look Inside and the Intel logo are trademarks of Intel Corporation in the United States and other countries.

*Other names and brands may be claimed as the property of others. Copyright ©2013 Intel Corporation.



Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Legal Disclaimer

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark* and MobileMark*, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to http://www.intel.com/performance.

Estimated Results Benchmark Disclaimer: Results have been estimated based on internal Intel analysis and are provided for informational purposes only. Any difference in system hardware or software design or configuration may affect actual performance.

Simulated Results Benchmark Disclaimer: Results have been simulated and are provided for informational purposes only. Results were derived using simulations run on an architecture simulator or model. Any difference in system hardware or software design or configuration may affect actual performance.

Software Source Code Disclaimer: Any software source code reprinted in this document is furnished under a software license and may only be used or copied in accordance with the terms of that license.

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.



Risk Factors

The above statements and any others in this document that refer to plans and expectations for the third quarter, the year and the future are forward-looking statements that involve a number of risks and uncertainties. Words such as "anticipates," "expects," "intends," "plans," "believes," "seeks," "estimates," "may," "will," "should" and their variations identify forward-looking statements. Statements that refer to or are based on projections, uncertain events or assumptions also identify forward-looking statements. Many factors could affect Intel's actual results, and variances from Intel's current expectations regarding such factors could cause actual results to differ materially from those expressed in these forward-looking statements. Intel presently considers the following to be the important factors that could cause actual results to differ materially from the company's expectations. Demand could be different from Intel's expectations due to factors including changes in business and economic conditions; customer acceptance of Intel's and competitors' products; supply constraints and other disruptions affecting customers; changes in customer order patterns including order cancellations; and changes in the level of inventory at customers. Uncertainty in global economic and financial conditions poses a risk that consumers and businesses may defer purchases in response to negative financial events, which could negatively affect product demand and other related matters. Intel operates in intensely competitive industries that are characterized by a high percentage of costs that are fixed or difficult to reduce in the short term and product demand that is highly variable and difficult to forecast. Revenue and the gross margin percentage are affected by the timing of Intel product introductions and the demand for and market acceptance of Intel's products; actions taken by Intel's competitors, including product offerings and introductions, marketing programs and pricing pressures and Intel's response to such actions; and Intel's ability to respond quickly to technological developments and to incorporate new features into its products. The gross margin percentage could vary significantly from expectations based on capacity utilization; variations in inventory valuation, including variations related to the timing of qualifying products for sale; changes in revenue levels; segment product mix; the timing and execution of the manufacturing ramp and associated costs; start-up costs; excess or obsolete inventory; changes in unit costs; defects or disruptions in the supply of materials or resources; product manufacturing quality/yields; and impairments of long-lived assets, including manufacturing, assembly/test and intangible assets. Intel's results could be affected by adverse economic, social, political and physical/infrastructure conditions in countries where Intel, its customers or its suppliers operate, including military conflict and other security risks, natural disasters, infrastructure disruptions, health concerns and fluctuations in currency exchange rates. Expenses, particularly certain marketing and compensation expenses, as well as restructuring and asset impairment charges, vary depending on the level of demand for Intel's products and the level of revenue and profits. Intel's results could be affected by the timing of closing of acquisitions and divestitures. Intel's results could be affected by adverse effects associated with product defects and errata (deviations from published specifications), and by litigation or regulatory matters involving intellectual property, stockholder, consumer, antitrust, disclosure and other issues, such as the litigation and regulatory matters described in Intel's SEC reports. An unfavorable ruling could include monetary damages or an injunction prohibiting Intel from manufacturing or selling one or more products, precluding particular business practices, impacting Intel's ability to design its products, or requiring other remedies such as compulsory licensing of intellectual property. A detailed discussion of these and other factors that could affect Intel's results is included in Intel's SEC filings, including the company's most recent reports on Form 10-Q, Form 10-K and earnings release.

Rev. 7/17/13

